Abstract-A novel auxiliary resonant snubber is introduced. The design and operation are carried out, in which this snubber circuitry enables main Gallium Nitride (GaN) switches operating under zero voltage switching (ZVS) condition, and auxiliary Silicon Carbide (SiC) diodes switching under zero current switching (ZCS) condition. Besides, the auxiliary snubber circuitry gating algorithm is also optimized which allows reducing the switching and conduction loss in auxiliary GaN switches to obtain higher system efficiency and better thermal performance. This proposed inverter can be applied to wide range of potential applications, such as string solar inverter, renewable energy combined distributed generation, dc-ac part of bi-directional electrical vehicle (EV) on-board charger, and uninterruptible power supply (UPS), etc.
I. INTRODUCTION
In the application of power inverters, power density has become a key design specification where it has stringent requirement on system size and weight. Achieving high power density need to combine lasted wide bandgap (WBG) device technology and high switching frequency to reduce passive filter size thus further shrink overall space [1] . While still maintaining decent power conversion efficiency and low electromagnetic interference (EMI) with higher switching frequency, softswitching need to be implemented. Idea for achieving high power density is employed from previous Future Energy Electronics Center (FEEC) projects, which is Google Little Box Challenge (LBC). Google's Little Box Challenge [1] launched in July 2014, brought power density into the global spotlight by rewarding the team who could create the smallest 2kW solar inverter with one million dollars. In March 2016, Virginia Tech's Future Energy Electronics Center (FEEC) received 3rd place with total a power density of 69W/in3, 38% more-dense than the competition's goals. In addition to high power density, FEEC team also managed to achieve high system efficiency, good thermal management, and EMI mitigation, these methods could also be introduced to the prototype in this paper [2] .
To reduce filter size to obtain higher power density and better dynamic performance, one promising option is to increase the switching frequency, meanwhile, minimizing switching loss to maintain decent power conversion efficiency and low harmonic, soft-switching is the way to go, which includes zero voltage switching (ZVS) and zero current switching (ZCS) [1] .
There are generally two main categories to achieve softswitching, one is passive soft-switching method, the other is active soft-switching method. Although passive soft-switching method do not require an extra switch or any additional control circuitry [4] , it claims to be lossless however the passive method could only reduce di/dt and dv/dt but not achieve true ZVS turnoff due to non-effective dv/dt reduction [4] . Compared to passive soft-switching method, active soft-switching method can achieve true ZCS and ZVS through full-load condition thus it is more promising and applicable. Based on the comparison and discussion above, active soft-switching method is selected for the proposed inverter topology.
Two main categories under active soft-switching method: control method and resonant snubber-based inverter. For control method, such as triangular current mode (TCM) or output inductor current control (ILO control), as proposed in [1] and [5] . These methods all require exactly precise control algorithm to achieve ZVS through controlling inductor current conducting bi-directionally in every switching cycle, which will also increase the rms current value thus leads to a larger conduction loss. Resonant snubber-based inverter has higher reliability and simple auxiliary switch control, so it is preferred in this paper.
Under resonant snubber category, they are different topologies [6] - [9] , two of them are shown in Fig. 1 and Fig. 2 . Fig. 1 can only be implemented with bipolar modulation. For the sake of more comparison of soft-switching performance under different modulation to have better understanding of the topology, the novel resonant snubber [10] is selected in this thesis to achieve soft-switching, which is shown in Fig. 2 . High power density is achieved by implementing WBG devices such as GaN and SiC, which have smaller profile and superior operating characteristics. Mechanically, a more compact printed circuit board (PCB) layout could also efficiently push the power density.
II. PROPOSED INVERTER

A. Proposed Inverter Topology
The proposed novel auxiliary resonant snubber inverter is to achieve high power density and low EMI performance by switching for main devices under zero-voltage condition and turning-off auxiliary diodes under zero-current conditions to fulfill high system overall efficiency. Besides, this softswitching method can be applied to both bipolar and unipolar modulation for EMI performance consideration. Last but not the least, the switching frequency was selected at 60 kHz to avoid its multiples overlapping with 150 kHz, which is the starting frequency that needs to be complied for most EMI standards.
Proposed inverter topology is shown in Fig. 3 . Lx1 and Lx2 are auxiliary inductors that resonate with the drain-source capacitance of the main switches. The main MOSFET switches are Q1 and Q2 for leg A and Q3 and Q4 for leg B. Qx1, Qx2, Qx3, and Qx4 are auxiliary MOSFETs and Dx1-Dx8 are auxiliary diodes that assist the main switches in achieving zero-voltage switching (ZVS). These auxiliary switches and diodes also operate at zero-current switching (ZCS) turn-on.
B. Soft-switching Operation Principles
Operation for leg A top switch Q1 turning on under ZVS condition is illustrated in Fig. 5 to Fig. 9 . The procedure is divided into 5 stages which showing when leg 1 bottom switch Q2 is turned-off, then the auxiliary resonant snubber circuit for Q1 ZVS turn-on is enabled, and how Q1 achieves ZVS turningon. The operation for bottom main switch Q2 turns on under ZVS is the same as the top switch, so only one complementary switch soft-switching procedure is shown. Q1 naturally has ZVS by freewheeling during negative fundamental half cycle, the operation described below is during positive fundamental half cycle, when the ZVS needs to be achieved by auxiliary resonant snubber.
For clarity, the gate signal, current, and voltage across each device are kept same color with the diagram shown in Fig. 4 , e.g. all waveforms related to Qx1 are red. At t0, bottom main switch Q2 turns off at peak current, current continue go through Q2 anti-parallel diode, then contributes to output current, leaving the full DC bus voltage to Q1. The auxiliary resonant snubber circuit for top main switch Q1 is not enabled yet.
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During t2-t3, as shown in Fig .6 . The current through Lx1 is larger than output current, this current can be divided into two parts, and the matching part continues to contribute to output to maintain the current amplitude, so the anti-parallel diode of Q2 no longer conducts current. Another one, which is the excessive current, resonates with the drain-source capacitance Coss to discharge Q1 to achieve ZVS turn-on and charge Q2 to DC bus voltage. During t4-t5, as shown in Fig. 8 , the auxiliary resonant switch Qx1 turns off, auxiliary diode Dx2 begins to conduct and the auxiliary current through Dx4 and Lx1 decreases linearly. When the auxiliary resonant current matches the output current, Q1 anti-parallel diode no longer need to carry the excessive current and Q1 begins to conduct. After t5, as shown in Fig. 9 , the auxiliary current decreases linearly to zero and the auxiliary diodes Dx2 and Dx4 are turnedoff under ZCS condition. At this moment, the ZVS procedure for Q1 is complete and all the output current is going through Q1 for the remaining switching period.
C. Voltage Divider Phenomenon in Auxiliary Circuitry
After main switch ZVS turn-on is achieved as illustrated in last section, auxiliary switches will be turned-off after 10ns in gating algorithm. Under ideal scenario, after auxiliary switch Qx1 turning-off, the corresponding main switch Q1 is on already, another main switch Q2 is off thus leaving full dc bus voltage on the auxiliary switch. However, under real, non-ideal circumstances, with parasitic capacitors added to auxiliary snubber circuitry in PSIM simulation, as topology for leg A which is shown in Fig. 9 . Voltage and current waveforms indicate that drain-source voltage of auxiliary switch Qx1 (Vds_Qx1) first rise to bus voltage, then Vds_Qx1 drops by 60V and after a series complex energy transfer inside the auxiliary circuitry, this part of voltage ends up to the parasitic capacitor of auxiliary diode Dx2 in the same leg. This phenomenon is carefully studied in this section since the energy transfer between active components and passive components parasitic components, it will affect the switching loss analysis for auxiliary switches and conduction loss analysis for auxiliary diodes.
Here, the energy transfer operation for leg A top auxiliary switch Qx1 is illustrated in Fig. 11 to Fig. 14 . The procedure is divided into 4 stages which showing after leg A top main switch Q1 is turned-on, then the auxiliary resonant snubber circuit for Q1 ZVS turn-on is disabled, and how Qx1 Vds drops and where this part of voltage ends up. The phenomenon for bottom auxiliary switch Qx2 is identical as the top auxiliary switch, so only study on Qx1 is described in this section. During t0-t1, as shown in Fig. 11 , remaining auxiliary current through auxiliary inductor (Lx1) begin decrease as Qx1 turned off, while I_Lx1 cannot change polarity immediately, the auxiliary current flow through Q1 anti-parallel diode, charging the parasitic capacitors of Qx1 and Dx3, meanwhile discharging the parasitic capacitors of Qx2 and Dx2, then the current conducting though Dx4 and charging Dx3 junction capacitor, to close the current loop. During t1-t2, CQx1 is fully charged to bus voltage. Due to much slower turn-off speed of SiC Schottky diode than GaN switch, Dx4 is not turned-off yet and auxiliary begin conducting though Dx2, dc bus and finally decrease to zero. During t2-t3, voltage at middle point of leg A is bus voltage and is higher than the middle point of Qx1 and Dx2, force Dx4 turn off completely. I_Lx1 flow to reverse direction after it decreased to zero, discharging C_Qx1, C_Dx3 and C_Dx1, then through Q1 and charging C_Dx4, C_Dx2. After t3, the voltage goes steady, the whole bus voltage across CQx1 is transferred partially to CDx2. The unbalance of voltage division and parasitic capacitor impedance will be explained next.
In simulation, after adding parasitic capacitors paralleled to ideal auxiliary switches and diodes, device voltage is divided, which verified that this phenomenon is caused by device parasitic capacitors. From simulation, CQx1 and CDx2 are set to 130pF and 60 pF thus the ratio is 2.2:1. However, the voltage ratio between CQx1 (V_CQx1) and CDx2 (V_CDx2) is around 3.2:1.
The capacitance are obtained from datasheet, and in simulation the parasitic capacitor nonlinearity is ignored. Due to GaN device fast turn-off capability, the di/dt of auxiliary switch (Qx1) is much larger than auxiliary diode (Dx2), even though it is SiC Schottky diode, the auxiliary diodes still need more time than auxiliary switch to fully turned-off. Since the total charge for auxiliary switch (QSW) is much larger than it of auxiliary diode (QD), although CQx1 is also larger than CDx2, the voltage distribution of this leg is determined by total charge rather than capacitor impedance. As a result, in simulation, the voltage division ratio is larger than parasitic capacitance ratio.
From the analysis above, the switching loss of auxiliary switch is larger than theoretical value since the energy is transferred from CQx1 to CDx2. Energy transfer also indicates the heat is transferred as well, so the thermal performance and cooling method for auxiliary switch should be paid to additional attention. From the analysis in section B, in every fundamental cycle, one pair of main switches in diagonal will have inherent ZVS achieved by freewheeling. Take leg A (Q1 and Q2) as example, as shown in Fig. 15 , when during positive half fundamental cycle, output current going outwards direction, thus Q2 inherently has ZVS achieved during freewheeling stage. And Q1 will have natural ZVS during negative half fundamental cycle, vice versa.
D. Auxiliary Switch Gating Optimization
Hence, during positive half fundamental cycle, for Q2, the corresponding auxiliary switch Qx2 can be turned-off to reduce both switching loss and conduction loss, which can further release the thermal stress on auxiliary switches and have better system overall efficiency. In control algorithm, the auxiliary switches gating optimization is generated by sensing output inductor current (IL). When sensed IL average value is larger than 1A, the auxiliary switches are forced to turn-off during freewheeling half fundamental cycle.
The comparison in simulation is shown in Fig. 16 . After the auxiliary gating is optimized, Qx2 doesn't need to turn-on during Q2 freewheeling. ZVS is obtained in both figures but the optimized circuitry doesn't have unnecessary negative auxiliary resonant current. 
III. ANALYSIS AND DESIGN CONSIDERATION
A. Resonant circuit
Design for auxiliary resonant circuitry contains three steps. First, the relationship between deadtime and resonance, which will be explained in this section. Next, fix the inductance and capacitance for resonance. Finally, complete the design by selecting active component in auxiliary resonant circuitry such as auxiliary switch and diode.
The auxiliary resonant circuitry for one half-bridge leg and its equivalent topology are shown in Fig. 4 and Fig. 17 . The relationship between deadtime and resonance is shown in equation 1.
Where tlinear is the amount of time that auxiliary inductor (Lx1) current charges from zero to output current. tres is the amount of time that Lx1 begins to resonant with main switch drain-source capacitor (CQ1) to drain the switch voltage to zero in order to achieve ZVS. After setting the deadtime limitation, Lx1 and CQ can be calculated.
B. Resonant Component Design
The resonant soft-switching method in this prototype is using the main switch natural drain-source capacitance (CDS) as the auxiliary resonant capacitor (Cres). The lateral structure for Emode GaN device has the advantage of a smaller CDS compared to other Si based MOSFETs. For the main GaN MOSFET selected, CDS is 130pF. The design consideration in this section is whether to add additional parallel capacitor to the main switch. The advantage of adding additional capacitor is that it will decrease the non-linear instability of inherent CDS and also reduce the turn-off loss of the main switch. The reason is that larger CDS will slow down the main switch slew rate (dv/dt), so when switch turns off, the across voltage (VDS) will rise slower while the current through device (IDS) still decreases at the same rate, the overlap of VDS and IDS is smaller, so the turn-off loss is less compared to no additional capacitor added. However, the tradeoff is increasing the deadtime and resonant current peak value, with larger CDS, the peak value will increase and cause higher current stress on the auxiliary resonant circuit devices.
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Considering the auxiliary device selection and the pursuit of higher system efficiency, no additional parallel capacitor is added to main switch in this prototype.
Auxiliary resonant inductors (Lx1 and Lx2) are the key components for proposed topology soft-switching operation. Attention need to be paid carefully to the design tradeoffs such as ILx1,2_peak and resonant time/deadtime balance. With fixed Cres, larger Lx1,2 will increase the resonant time and cause longer dead time, which will lead to more conduction loss in the resonant circuit. However, if Lres is too small, as shown in equation 2, the resonant peak current will be too high and cause devices failure in auxiliary resonant circuit. Thus, the design principle for Lx1,2 is the largest inductance within the limited dead time.
The design procedure for Lx1,2 is shown in following steps.
First, fix the key auxiliary resonant circuit parameters, summarized in Table I . Finally, select the appropriate core shape and material for Lx1,2. The switching frequency is 60 kHz and the resonant frequency is 5.8 MHz, which is calculated from equation 3. From the auxiliary resonant inductor current FFT analysis in simulation, the frequency content at resonant frequency is negligible, so Lres core material only need to optimize at switching frequency. Here in this prototype, 3C94 RM6 core is selected, AWG16 litz wire is used.
IV. EXPERIMENTAL VERIFICATION
A 2kW prototype with 365V nominal DC voltage and 240V ac output was constructed to verify the inverter operation. Switching frequency is 60 kHz. The detailed prototype specifications and power stage parameters are shown in Table II  and Table III 
A. Power Density
Although auxiliary circuitry introduces additional switches, diodes and auxiliary inductors, the profile of auxiliary active components is well selected, and the size of auxiliary inductors are optimized as well. DSP PCB board, current sensors are all 1" in height. Auxiliary inductors are small enough to directly mount on top of the PCB board. The assembled testing prototype is shown in Fig. 18 . With a very compact layout to further push to high power density, after laying down the input electrolytic capacitors, the dimensions of proposed inverter prototype are 3.3" in width, 6 .77" in length, and 1.18" in height. Now this prototype can reach to 2.14kW, which leads to a power density of 81.87 W/inch 3 . 
B. Main Switch Soft-Switching Achieved
The steady state waveforms of proposed inverter operating at 240V with 2kW are shown from Fig. 19 to Fig. 21 . Softswitching (ZVS turn-on) for full-bridge main switches are verified under full power condition. In the figures, yellow is the drain-source voltage (Vds) of full-bridge low-side main switch, red is inverter output voltage (Vo), green is the auxiliary inductor current (Iaux), and blue is the output inductor current (IL). 
C. Voltage Divider Phenomenon Verified
Voltage divider phenomenon discussed in previously is also verified. Proposed inverter steady state waveform at 240V, 2kW is shown in Fig. 22 . Yellow is the drain-source voltage (Vds_aux) of proposed inverter low-side auxiliary switch, red is the drainsource voltage (Vds_main) of proposed inverter low-side main switch, green is the auxiliary inductor current (Iaux), and blue is the output inductor current (IL). 
D. Auxiliary Switch Gating Optimization
Auxiliary gating optimization is achieved. The optimization is approved to reduce stress on auxiliary switches to obtain better thermal performance and enable the inverter system to a higher overall efficiency.
Zoom in waveform shown Fig. 23 . Blue waveform is auxiliary switch Qx2 gate signal, green is auxiliary inductor current, and yellow waveform is main switch Q2 drain-source voltage. From gate signal that Qx2 is constantly off, no auxiliary current exists, and Q2 still has ZVS turn-on showing in yellow waveform. 
V. CONCLUSIONS AND FUTURE WORK
A traditional full-bridge inverter combined with novel resonant snubber to high efficiency, high power density, and easier EMI filter design was proposed. Decision making procedure for selecting soft-switching architecture was illustrated. Resonant snubber circuitry operations were analyzed. Gating optimization for auxiliary circuitry enabled inverter system to reach high efficiency and power density. The proposed topology with modulation can achieve ZVS turn-on for full-bridge main switches and ZCS turn-off for auxiliary diodes in resonant snubber circuitry. The hardware prototype can reach to 98.76% of peak efficiency and 98.36% of weighted CEC efficiency including all auxiliary and control power under 365Vdc input condition. And power density of 75.87W/inch3 is achieved at 2kW output power condition.
Addition work could be performed on main switch gating optimization and PCB layout to further improve inverter prototype overall efficiency as well as noise immunity.
